

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
11/07/2003	In Duk Song	8733.930.00-US	8495		
0 09/07/2005		EXAM	EXAMINER		
MCKENNA LONG & ALDRIDGE LLP			KIM, RICHARD H		
1900 K STREET, NW WASHINGTON, DC 20006		ART UNIT	PAPER NUMBER		
, -		2871			
	11/07/2003 09/07/2005 DNG & ALDRIDGE 1	11/07/2003 In Duk Song 0 09/07/2005 DNG & ALDRIDGE LLP , NW	11/07/2003 In Duk Song 8733.930.00-US 0 09/07/2005 EXAM DNG & ALDRIDGE LLP , NW , DC 20006 ART UNIT		

DATE MAILED: 09/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	A	pplication No.	Applicant(s)	
		0/702,615	SONG ET AL.	m
Office Action Summ	ary E	xaminer	Art Unit	
	R	ichard H. Kim	2871	
The MAILING DATE of this co	ommunication appear	rs on the cover sh	eet with the correspondence ac	idress
A SHORTENED STATUTORY PER THE MAILING DATE OF THIS COI - Extensions of time may be available under the pafter SIX (6) MONTHS from the mailing date of - If the period for reply specified above, the model of the period for reply is specified above, the model of the period for reply within the set or extended period Any reply received by the Office later than three earned patent term adjustment. See 37 CFR 1.	MMUNICATION. provisions of 37 CFR 1.136(a this communication. an thirty (30) days, a reply wit aximum statutory period will a d for reply will, by statute, ca. e months after the mailing dat). In no event, however, on the statutory minimum pply and will expire SIX (ise the application to become	may a reply be timely filed n of thirty (30) days will be considered timel MONTHS from the mailing date of this come ABANDONED (35 U.S.C. § 133).	ly. ommunication.
Status				
1) Responsive to communicatio	n(s) filed on .			
2a) This action is FINAL .		tion is non-final.		
·	·		matters, prosecution as to the	e merits is
closed in accordance with the		•		
Disposition of Claims				
4)⊠ Claim(s) <u>1-12</u> is/are pending	in the application.			
4a) Of the above claim(s) <u>5-8</u>		n consideration.		
5) Claim(s) is/are allowed				
6)⊠ Claim(s) <u>1-4 and 9-12</u> is/are i				
7) Claim(s) is/are objecte	-			
8) Claim(s) are subject to	restriction and/or el	ection requiremer	nt.	
Application Papers				
9)☐ The specification is objected to	o by the Examiner.			
10)⊠ The drawing(s) filed on <u>07 No</u>	•	a) accepted or	b) objected to by the Exam	niner.
Applicant may not request that a				
		- ' '	awing(s) is objected to. See 37 Cl	FR 1.121(d).
11)☐ The oath or declaration is obje				
Priority under 35 U.S.C. § 119				
12)⊠ Acknowledgment is made of a	ı claim for foreign pri	ority under 35 U.S	S.C. § 119(a)-(d) or (f).	
a)⊠ All b)□ Some * c)□ Nor				
1. Certified copies of the				
2. Certified copies of the p				
			been received in this National	Stage
application from the Int	· /	, ,,		
* See the attached detailed Offic	e action for a list of t	he certified copies	s not received.	
August 1997				
Attachment(s)		" CT.		
 Notice of References Cited (PTO-892) D Notice of Draftsperson's Patent Drawing R 	eview (PTO-948)		view Summary (PTO-413) er No(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO- Paper No(s)/Mail Date			e of Informal Patent Application (PTC	D-152)
S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Action	Summary	Part of Paper No./Mail Da	ate 20050826

Application/Control Number: 10/702,615

Art Unit: 2871

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, 4, 9, 10 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Ono et al. (US 6,726,802 B2).

As to claim 1, Ono et al. discloses a plurality of gate lines aligned on the substrate, a plurality of data lines crossing the gate lines to form a plurality of pixel regions (Fig. 19, ref. GL, DL); a thin film transistor located at the intersection of a gate line and a data line (TFT); a pixel electrode located in each pixel region (PX), wherein the array substrate further comprises a storage capacitor comprising a lower storage electrode across the data line and in parallel with the gate line on the same layer as the gate line (CTg1); and a semiconductor layer interposed between the lower storage electrode and the pixel electrode (AS). As to the product-by-process limitation "by a diffraction pattern", it has been recognized that "Even though product-by-process claims a limited by and defined by the process, determination of the patentability is based on the product by itself. The product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior art product was made by a different process". *In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985). MPEP 2113.

Application/Control Number: 10/702,615

Art Unit: 2871

As to claim 2, Ono et al. discloses that the pixel electrode is connected to the semiconductor layer by a through hole formed on an upper region of the semiconductor layer (Fig. 21, ref. AS, PX).

Referring to claim 4, Ono et al. discloses that only the semiconductor layer and a gate insulating layer are interposed between the lower storage electrode and the pixel electrode (GI, AS).

Referring to claim 9, Ono et al. discloses a gate line (GL), a gate electrode (GL), a lower storage capacitor (Cstg), and an upper storage electrode on the substrate (PX); an insulating layer (GI), a semiconductor layer exposed on the lower storage electrode (AS), an impure semiconductor layer as a source/drain electrode (AS), and a metal layer as a data line on the gate line, the gate electrode and the lower storage capacitor (DL); a protection layer on the data line, the source/drain electrode, and the exposed semiconductor layer PSV; the protection layer having a contact hole and a through hole above a port of the drain electrode and the exposed semiconductor layer (PSV); and a transparent electrode on the protection layer (ITO1), wherien the gate line and data line cross to forma pixel region (GL, DL); and wherein the transparent electrode is connected to the drain electrode through the contact hole (CN).

As to claim 10, Ono et al. discloses that the pixel electrode is connected to the semiconductor layer by a through hole formed on an upper region of the semiconductor layer (Fig. 21, ref. AS, PX).

Referring to claim 12, Ono et al. discloses that only the semiconductor layer and a gate insulating layer are interposed between the lower storage electrode and the pixel electrode (GI, AS).

Application/Control Number: 10/702,615

Art Unit: 2871

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 3 and 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ono et al.

Ono et al. discloses the device previously recited, and further discloses that the semiconductor layer is inside the pixel region (Fig. 21, ref. AS). However, the reference fails to disclose that the semiconductor layer is at least as wide as the lower storage electrode.

It would have been obvious to one having ordinary skill in the art at the time the invention was made for the semiconductor region to be at least as wide as the lower storage electrode since Ono et al. discloses that the semiconductor layer increases the charge holding capacitance value per area (col. 24, lines 24-25). Therefore, increasing the width, in order to increase the charge holding capacitance is a result effective variable and requires only routine skill in the art.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard H. Kim whose telephone number is (571)272-2294. The examiner can normally be reached on 9:00-6:30 M-F.

Art Unit: 2871

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on (571)272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Richard H Kim

Examiner

Art Unit 2871

RHK

JUNGT. NGUYEN
PRIMARY EXAMINER